Verilog AMS

I need to design a comparator through Verilog AMS. Could anyone guide me on how to approach? I am new to the language and don't know how to model analog systems like comparators/ op amps/sample and hold etc.