Hi....i want to know how can i reduce the count of buffers and inverters introduced during the placeOPt clockOPt or routeOpt stages...
↧
Channel:
VLSI PD- discussion
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: VLSI PD- discussion
- Channel Number: 80394231
- Language: English
- Registered On: May 16, 2024, 10:19 pm
- Number of Articles: 20
- Latest Snapshot: May 16, 2024, 10:19 pm
- RSS URL: https://www.edaboard.com/forums/vlsi-pd-discussion.218/index.rss
- Publisher: https://www.edaboard.com/
- Description: VLSI PD- discussion
- Catalog: //discussion7041.rssing.com/catalog.php?indx=80394231
© 2025 //www.rssing.com